

RTL8111D-GR RTL8111DL-GR

INTEGRATED GIGABIT ETHERNET CONTROLLER FOR PCI EXPRESS APPLICATIONS

DATASHEET

(CONFIDENTIAL: Development Partners Only)

Rev. 1.5 07 January 2009 Track ID: JATR-1076-21



Realtek Semiconductor Corp. No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047

Iel.: +886-3-578-0211. Fa



COPYRIGHT

©2009 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

DISCLAIMER

Realtek provides this document "as is", without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

LICENSE

This product is covered by one or more of the following patents: US5,307,459, US5,434,872, US5,732,094, US6,570,884, US6,115,776, and US6,327,625.

USING THIS DOCUMENT

This document is intended for the software engineer's reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.

Revision	Release Date	Summary	
1.0	2008/05/13	First release.	
1.1	2008/07/03	Revised section 6.2.6, page 12. Added section 9.2, page 38. Added section 9.3, page 39.	
1.2	2008/07/29	Updated licensing information.	
1.3	2008/08/08	Added Deep Slumber Mode (DSM) power saving to features list on page 2.	
1.4	2008/08/29	Revised Figure 2, page 4 (Pin23).	
1.5	2009/01/07	Switching regulator output revised from 1.2V to 1.05V. Revised Table 19 Crystal Requirements, page 28, Drive Level value.	

REVISION HISTORY

ii



Table of Contents

1.	GEN	NERAL DESCRIPTION	1
2.	FEA	\TURES	2
3.	SYS	TEM APPLICATIONS	2
4.		ASSIGNMENTS	
ч.		RTL8111D (64-Pin QFN)	
	4.1. 4.2.	RTL8TTTD (64-PIN QFN) Package Identification	
	4.2.	RTL8111DL (48-PIN LQFP)	
	4.4.	PACKAGE IDENTIFICATION	
5.		DESCRIPTIONS	
э.			
	5.1.	POWER MANAGEMENT/ISOLATION	
	5.2. 5.3.	PCI EXPRESS INTERFACE	
	5.5. 5.4.	CLOCK	
	5. 5 .	REGULATOR AND REFERENCE	
	5.6.	EEPROM	
	5.7.	LEDs	
	5.8.	Power and Ground	8
	5.9.	GPIO PINS	
	5.10.	TEST PINS	
	5.11.	NC PINS	
6.	FUN	SCTIONAL DESCRIPTION	9
	6.1.	PCI Express Bus Interface	
	6.1.1		
	6.1.2		
	6.2.	LED FUNCTIONS	
		1. Link Monitor	
	6.2.2		
	6.2.3		
	6.2.4		
	6.2.5 6.2.0		
	6.3.	PHY Transceiver	
		PHY Transmitter	
		2. PHY Receiver	
		NEXT PAGE	
	6.5.	EEPROM INTERFACE	
	6.6.	POWER MANAGEMENT	
	6.7.	VITAL PRODUCT DATA (VPD)	
	6.8.	RECEIVE-SIDE SCALING (RSS)	
	6.8.1		
	6.8.2	1	
7.	SWI	ITCHING REGULATOR	19
	7.1.	PCB LAYOUT	
	7.2.	INDUCTOR AND CAPACITOR PARTS LIST	
	7.3.	Measurement Criteria	
	7.4.	TYPICAL SWITCHING REGULATOR PCB LAYOUT	
	7.5.	EFFICIENCY MEASUREMENT	26

iii



RTL8111D/RTL8111DL Datasheet

	7.6.	POWER SEQUENCE	27
8.	СНА	RACTERISTICS	28
	8.1.	Absolute Maximum Ratings	28
	8.2.	RECOMMENDED OPERATING CONDITIONS	28
	8.3.	CRYSTAL REQUIREMENTS	28
	8.4.	OSCILLATOR REQUIREMENTS	29
	8.5.	THERMAL CHARACTERISTICS	29
	8.6.	DC CHARACTERISTICS	29
	8.7.	AC CHARACTERISTICS	30
	8.7.1		
	8.8.	PCI EXPRESS BUS PARAMETERS	31
	8.8.1	. Differential Transmitter Parameters	31
	8.8.2	Differential Receiver Parameters	32
	<i>8.8.3</i>		
	8.8.4	. Auxiliary Signal Timing Parameters	36
9.	MEC	CHANICAL DIMENSIONS	37
	9.1.	RTL8111D (64-PIN QFN)	37
	9.2.	RTL8111DL (48-PIN LOFP)	38
	9.3.	MECHANICAL DIMENSIONS NOTES (RTL8111DL 48-PIN)	39
10). O	RDERING INFORMATION	40

iv



List of Tables

TABLE 1.	POWER MANAGEMENT/ISOLATION	5
TABLE 2.	PCI Express Interface	5
TABLE 3.	TRANSCEIVER INTERFACE	6
TABLE 4.	СLOCК	6
TABLE 5.	REGULATOR AND REFERENCE	6
	EEPROM	
	LEDs	
TABLE 8.	POWER AND GROUND	8
	GPIO PINS	
	TEST PINS	
TABLE 11.	NC PINS	8
TABLE 12.	LED SELECT (IO REGISTER OFFSET 18H~19H)	12
TABLE 13.	CUSTOMIZED LEDS	12
	EEPROM INTERFACE	
TABLE 15.	INDUCTOR AND CAPACITOR PARTS LIST	20
TABLE 16.	POWER SEQUENCE PARAMETER	27
	ABSOLUTE MAXIMUM RATINGS	
	RECOMMENDED OPERATING CONDITIONS	
	CRYSTAL REQUIREMENTS	
TABLE 20.	OSCILLATOR REQUIREMENTS	29
	THERMAL CHARACTERISTICS.	
	DC CHARACTERISTICS	
	EEPROM ACCESS TIMING PARAMETERS	
	DIFFERENTIAL TRANSMITTER PARAMETERS	
	DIFFERENTIAL RECEIVER PARAMETERS	
	REFCLK PARAMETERS	
	AUXILIARY SIGNAL TIMING PARAMETERS	
TABLE 28.	ORDERING INFORMATION	40
100100000		

v



List of Figures

FIGURE 1. RTL8111D (64-PIN QFN) PIN ASSIGNMENTS	
FIGURE 2. RTL8111DL (48-PIN LQFP) PIN ASSIGNMENTS	4
FIGURE 3. Rx LED.	
FIGURE 4. TX LED	
FIGURE 5. TX/RX LED.	
FIGURE 6. LINK/ACT LED	
FIGURE 7. SWITCHING REGULATOR ILLUSTRATION	
FIGURE 8. INPUT VOLTAGE OVERSHOOT <4V (GOOD)	
FIGURE 9. INPUT VOLTAGE OVERSHOOT >4V (BAD).	
FIGURE 10. CERAMIC 22µF 1210 (X5R) (GOOD)	
FIGURE 11. CERAMIC 22µF 0805 (Y5V) (BAD)	
FIGURE 12. ELECTROLYTIC 100µF (RIPPLE TOO HIGH)	
FIGURE 13. 4R7GTSD32 (GOOD)	
FIGURE 14. 1µH BEAD (BAD)	
FIGURE 15. TYPICAL SWITCHING REGULATOR PCB LAYOUT (TOP LAYER)	
FIGURE 16. TYPICAL SWITCHING REGULATOR PCB LAYOUT (BOTTOM LAYER)	25
FIGURE 17. SWITCHING REGULATOR EFFICIENCY MEASUREMENT CHECKPOINT	
FIGURE 18. POWER SEQUENCE	
FIGURE 19. SERIAL EEPROM INTERFACE TIMING.	
FIGURE 20. SINGLE-ENDED MEASUREMENT POINTS FOR ABSOLUTE CROSS POINT AND SW	
FIGURE 21. SINGLE-ENDED MEASUREMENT POINTS FOR DELTA CROSS POINT	
FIGURE 22. SINGLE-ENDED MEASUREMENT POINTS FOR RISE AND FALL TIME MATCHING	
FIGURE 23. DIFFERENTIAL MEASUREMENT POINTS FOR DUTY CYCLE AND PERIOD	
FIGURE 24. DIFFERENTIAL MEASUREMENT POINTS FOR RISE AND FALL TIME	
FIGURE 25. DIFFERENTIAL MEASUREMENT POINTS FOR RINGBACK	35
FIGURE 26. REFERENCE CLOCK SYSTEM MEASUREMENT POINT AND LOADING	
FIGURE 27. AUXILIARY SIGNAL TIMING	

vi



1. General Description

The Realtek RTL8111D-GR/RTL8111DL-GR Gigabit Ethernet controller combines a triple-speed IEEE 802.3 compliant Media Access Controller (MAC) with a triple-speed Ethernet transceiver, PCI Express bus controller, and embedded memory. With state-of-the-art DSP technology and mixed-mode signal technology, the RTL8111D/RTL8111DL offers high-speed transmission over CAT 5 UTP cable or CAT 3 UTP (10Mbps only) cable. Functions such as Crossover Detection and Auto-Correction, polarity correction, adaptive equalization, cross-talk cancellation, echo cancellation, timing recovery, and error correction are implemented to provide robust transmission and reception capability at high speeds.

The RTL8111D/RTL8111DL is compliant with the IEEE 802.3u specification for 10/100Mbps Ethernet and the IEEE 802.3ab specification for 1000Mbps Ethernet. It also supports an auxiliary power auto-detect function, and will auto-configure related bits of the PCI power management registers in PCI configuration space.

Advanced Configuration Power management Interface (ACPI)—power management for modern operating systems that are capable of Operating System-directed Power Management (OSPM)—is supported to achieve the most efficient power management possible. PCI MSI (Message Signaled Interrupt) and MSI-X are also supported.

In addition to the ACPI feature, remote wake-up (including AMD Magic Packet[™] and Microsoft® Wake-up frame) is supported in both ACPI and APM (Advanced Power Management) environments. To support WOL from a deep power down state (e.g., D3cold, i.e., main power is off and only auxiliary exists), the auxiliary power source must be able to provide the needed power for the RTL8111D/RTL8111DL

The RTL8111D/RTL8111DL is fully compliant with Microsoft[®] NDIS5, NDIS6(IPv4, IPv6, TCP, UDP) Checksum and Segmentation Task-offload (Large send and Giant send) features, and supports IEEE 802 IP Layer 2 priority encoding and IEEE 802.1Q Virtual bridged Local Area Network (VLAN). The above features contribute to lowering CPU utilization, especially benefiting performance when in operation on a network server.

The RTL8111D/RTL8111DL supports Receive Side Scaling (RSS) to hash incoming TCP connections and load-balance received data processing across multiple CPUs. RSS improves the number of transactions per second and number of connections per second, for increased network throughput.

The device also features inter-connect PCI Express technology. PCI Express is a high-bandwidth, low pin count, serial, interconnect technology that offers significant improvements in performance over conventional PCI and also maintains software compatibility with existing PCI infrastructure. The device embeds an adaptive equalizer in the PCIe PHY for ease of system integration and excellent link quality. The equalizer enables the length of the PCB traces to reach 40 inches.

The RTL8111D/RTL8111DL is suitable for multiple market segments and emerging applications, such as desktop, mobile, workstation, server, communications platforms, and embedded applications.

The RTL8111D/RTL8111DL supports the Deep Slumber Mode (DSM) power saving feature. See the separate DSM application notes for details.

Note: RTL8111D and RTL8111DL differences are listed in section 10 Ordering Information, page 40.

REALTEK

2. Features

- Integrated 10/100/1000 transceiver
- Auto-Negotiation with Next Page capability
- Supports PCI Express 1.1
- Supports pair swap/polarity/skew correction
- Crossover Detection & Auto-Correction
- Wake-on-LAN and remote wake-up support
- Microsoft[®] NDIS5, NDIS6 Checksum Offload (IPv4, IPv6, TCP, UDP) and Segmentation Task-offload (Large send v1 and Large send v2) support
- Supports Full Duplex flow control (IEEE 802.3x)
- Supports jumbo frame to 9K bytes
- Fully compliant with IEEE 802.3, IEEE 802.3u, IEEE 802.3ub
- Supports IEEE 802.1P Layer 2 Priority Encoding
- Supports IEEE 802.1Q VLAN tagging

- Embedded OTP memory can replace the external EEPROM
- Serial EEPROM
- Transmit/Receive on-chip buffer support
- Supports power down/link down power saving
- Built-in Switching regulator
- Supports PCI MSI (Message Signaled Interrupt) and MSI-X
- Supports quad core Receive-Side Scaling (RSS)
- Embeds an adaptive equalizer in PCI express PHY (PCB traces to reach 40 inches)
- Supports Deep Slumber Mode (DSM) power saving feature
- Customized LEDs
- 64-pin QFN package (RTL8111D) and 48-pin LQFP (RTL8111DL) Green package


3. System Applications

PCI Express Gigabit Ethernet on Motherboard, Notebook, or Embedded system



4. Pin Assignments

4.1. RTL8111D (64-Pin QFN)



4.2. Package Identification

'Green' package is indicated by a 'G' in the location marked 'T' in Figure 1.








Figure 2. RTL8111DL (48-Pin LQFP) Pin Assignments

4.4. Package Identification

'Green' package is indicated by a 'G' in the location marked 'T' in Figure 2.



Pin Descriptions 5.

The signal type codes below are used in the following tables:

I: Input S/T/S: Sustained Tri-State O: Output O/D: Open Drain T/S: Tri-State bi-directional input/output pin P: Power

Power Management/Isolation 5.1.

Symbol	Туре	Pin No (64-pin)	Pin No (48-pin)	Power Management/Isolation Description
LANWAKEB	O/D	19	26	Power Management Event: Open drain, active low. Used to reactivate the PCI Express slot's main power rails and reference clocks.
ISOLATEB	Ι	36	28	Isolate Pin: Active low. Used to isolate the RTL8111D/RTL8111DL from the PCI Express bus. The RTL8111D/RTL8111DL will not drive its PCI Express outputs (excluding LANWAKEB) and will not sample its PCI Express input as long as the Isolate pin is asserted.
.2. PO	CI E	<i>xpress</i>	s Inter	rface

PCI Express Interface 5.2.

Table 2. PCI Express Interface

Symbol	Туре	Pin No	Pin No	Description
		(64-pin)	(48-pin)	
REFCLK_P	Ι	26	17	PCI Express Differential Reference Clock Source: 100MHz ± 300ppm.
REFCLK_N	Ι	27	18	TOT Express Differential Reference Clock Source. Toolwitz ± 500ppin.
HSOP	0	29	20	PCI Express Transmit Differential Pair.
HSON	0	30	21	PCI Express fransmit Differential Pail.
HSIP	Ι	23	15	PCI Express Receive Differential Pair.
HSIN	Ι	24	16	PCI Express Receive Differential Pail.
				PCI Express Reset Signal: Active low.
PERSTB	т	20	27	When the PERSTB is asserted at power-on state, the
I LKS I D	1	20	21	RTL8111D/RTL8111DL returns to a pre-defined reset state and is ready for
				initialization and configuration after the de-assertion of the PERSTB.
				Reference Clock Request Signal.
CLKREQB	O/D	33	25	This signal is used by the RTL8111D/RTL8111DL to request starting of the
				PCI Express reference clock.



Transceiver Interface *5.3.*

Table 3. Transceiver Interface						
Symbol	Туре	Pin No	Pin No	Description		
		(64-pin)	(48-pin)			
MDIP0	IO	3	2	In MDI mode, this is the first pair in 1000Base-T, i.e., the BI_DA+/- pair,		
				and is the transmit pair in 10Base-T and 100Base-TX.		
MDIN0	IO	4	3	In MDI crossover mode, this pair acts as the BI_DB+/- pair, and is the receive pair in 10Base-T and 100Base-TX.		
MDIP1	IO	6	5	In MDI mode, this is the second pair in 1000Base-T, i.e., the BI_DB+/-		
				pair, and is the receive pair in 10Base-T and 100Base-TX.		
MDIN1	IO	7	6	In MDI crossover mode, this pair acts as the BI_DA+/- pair, and is the transmit pair in 10Base-T and 100Base-TX.		
MDIP2	IO	9	8	In MDI mode, this is the third pair in 1000Base-T, i.e., the BI_DC+/- pair.		
MDIN2	IO	10	9	In MDI crossover mode, this pair acts as the BI_DD+/- pair.		
MDIP3	IO	12	11	In MDI mode, this is the fourth pair in 1000Base-T, i.e., the BI_DD+/- pair.		
MDIN3	IO	13	12	In MDI crossover mode, this pair acts as the BI_DC+/- pair.		

5.4. Clock

				Table 4. Clock
Symbol	Туре	Pin No	Pin No	Description
		(64-pin)	(48-pin)	
CKTAL1	Ι	60	41	Input of 25MHz Clock Reference.
CKTAL2	0	61	42	Output of 25MHz Clock Reference.
5.5. R	egul	ator a	nd Re	ference

1.419

Regulator and Reference 5.5.

Table 5. Regulator and Reference						
Symbol	Туре	Pin No	Pin No	Description		
		(64-pin)	(48-pin)			
SROUT12	Ο	1	48	Switching Regulator 1.05V Output. Connect to 5µH inductor.		
FB12	Ι	5	4	Feedback Pin for Switching Regulator.		
ENSR	I	62	43	3.3V: Enable switching regulator.		
LINGK	1	02	43	0V: Disable switching regulator.		
VDDSR	Р	63	44, 45	Digital 3.3V Power Supply for Switching Regulator.		
RSET	Ι	64	46	Reference. External resistor reference.		

Note: See section 7, page 19 for switching regulator layout.



5.6. EEPROM

Table 6. EEPROM					
Symbol	Туре	Pin No	Pin No	Description	
		(64-pin)	(48-pin)		
EESK	0	48	35	Serial Data Clock.	
EEDI/AUX	O/I	47	34	EEDI: Output to serial data input pin of EEPROM. AUX: Input pin to detect if Aux. Power exists or not on initial power-on. This pin should be connected to EEPROM. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to Aux. Power via a resistor. If this pin is not pulled high to Aux. Power, the RTL8111D/RTL8111DL assumes that no Aux. Power exists.	
EEDO	Ι	45	33	Input from Serial Data Output Pin of EEPROM.	
EECS	0	44	32	EECS: EEPROM chip select.	

5.7. LEDs

Table	7	LEDs
Iable		LEDS

5. <i>7.</i> L	EDs			Table 7	. LEDs		L	\cap
Symbol	Туре	Pin No (64-pin)	Pin No (48-pin)	escription				
LED0	0	57	38	LEDS1-0	00	01	10	11
LED1 LED2	0	56 55	35 34	LED0	Tx/Rx	Tx/Rx	Tx	LINK10/ ACT
			A 1	LED1	LINK100	LINK10/ 100/1000	LINK	LINK100/ ACT
LED3	0	54	33	LED2	LINK10	LINK10/ 100	Rx	FULL
				LED3	LINK1000	LINK1000	FULL	LINK1000 /ACT

Note 1: During power down mode, the LED signals are logic high.

Note 2: LEDS1-0's initial value comes from the EEPROM If there is no EEPROM, the default value of the (LEDS1, LEDS0)=(1, 1).

7



5.8. **Power and Ground**

Table 8. Power and Ground						
Symbol	Туре	Pin No	Pin No	Description		
		(64-pin)	(48-pin)			
VDD33	Р	16, 37, 46, 53	29, 37	Digital 3.3V Power Supply.		
DVDD12	Р	21, 32, 38, 43, 49, 52	13, 30, 36	Digital 1.05V Power Supply.		
AVDD12	Р	8, 11, 14, 58	10, 39	Analog 1.05V Power Supply.		
EVDD12	Р	22, 28	19	Analog 1.05V Power Supply.		
AVDD33	Р	2, 59	1, 40	Analog 3.3V Power Supply.		
EGND	Р	25, 31	22	Analog Ground.		
GND	Р	65	7, 14, 31, 47	Ground (Exposed Pad).		

wor and Ground ahla O

Note: Refer to the most updated schematic circuit for correct configuration.

5.9. **GPIO** Pins



Symbol	Туре	Pin No (64-pin)	Pin No (48-pin)	Description
GPI	Ι	50		General Purpose Input Pin.
GPO	0	51	23	General Purpose Output Pin. This pin reflects the link up or link down state. High: Link up Low: Link down
5.10. T	est Pi	ns		

GPIO Pins

Table 9.

			Table 10. Te	est Pins
Symbol	Туре	Pin No	Pin No	Description
		(64-pin)	(48-pin)	
Test		34, 35, 39, 40, 41, 42	-	Realtek Internal Use Only.

5.11. NC Pins

Table 11. NC Pins					
Symbol	Туре	Pin No	Pin No	Description	
		(64-pin)	(48-pin)		
NC	-	15, 17, 18	24	Not Connected.	



6. Functional Description

6.1. PCI Express Bus Interface

The RTL8111D/RTL8111DL is compliant with PCI Express Base Specification Revision 1.1, and runs at a 2.5GHz signaling rate with X1 link width, i.e., one transmit and one receive differential pair. The RTL8111D/RTL8111DL supports four types of PCI Express messages: interrupt messages, error messages, power management messages, and hot-plug messages. To ease PCB layout constraints, PCI Express lane polarity reversal and link reversal are also supported.

6.1.1. PCI Express Transmitter

The RTL8111D/RTL8111DL's PCI Express block receives digital data from the Ethernet interface and performs data scrambling with Linear Feedback Shift Register (LFSR) and 8B/10B coding technology into 10-bit code groups. Data scrambling is used to reduce the possibility of electrical resonance on the link, and 8B/10B coding technology is used to benefit embedded clocking, error detection, and DC balance by adding an overhead to the system through the addition of 2 extra bits. The data code groups are passed through its serializer for packet framing. The generated 2.5Gbps serial data is transmitted onto the PCB trace to its upstream device via a differential driver.

6.1.2. PCI Express Receiver

The RTL8111D/RTL8111DL's PCI Express block receives 2.5Gbps serial data from its upstream device to generate parallel data. The receiver's PLL circuits are re-synchronized to maintain bit and symbol lock. Through 8B/10B decoding technology and data de-scrambling, the original digital data is recovered and passed to the RTL8111D/RTL8111DL's internal Ethernet MAC to be transmitted onto the Ethernet media.

6.2. LED Functions

The RTL8111D/RTL8111DL supports four LED signals in four different configurable operation modes. The following sections describe the various LED actions.


6.2.1. Link Monitor

The Link Monitor senses link integrity, such as LINK10, LINK100, LINK1000, LINK10/100/1000, LINK10/ACT, LINK100/ACT, or LINK1000/ACT. Whenever link status is established, the specific link LED pin is driven low. Once a cable is disconnected, the link LED pin is driven high, indicating that no network connection exists.




6.2.2. **Rx LED**

In 10/100/1000Mbps mode, blinking of the Rx LED indicates that receive activity is occurring.



6.2.3. Tx LED


In 10/100/1000Mbps mode, blinking of the Tx LED indicates that transmit activity is occurring.






6.2.4. Tx/Rx LED

In 10/100/1000Mbps mode, blinking of the Tx/Rx LED indicates that both transmit and receive activity is occurring.



6.2.5. LINK/ACT LED

In 10/100/1000Mbps mode, blinking of the LINK/ACT LED indicates that the RTL8111D/RTL8111DL is linked and operating properly. When this LED is high for extended periods, it indicates that a link problem exists.





6.2.6. Customizable LED Configuration

The RTL8111D/RTL8111DL supports customizable LED operation modes via IO register offset 18h~19h. Table 12 describes the different LED actions.

Bit	Symbol	RW	Description		
15:12	LEDSEL3	RW	LED Select for PINLED3		
11:8	LEDSEL2	RW	LED Select for PINLED2		
7:4	LEDSEL1	RW	LED Select for PINLED1		
3:0	LEDSEL0	RW	LED Select for PINLED0		

Table 12. LED Select (IO Register Offset 18h~19h)

When implementing customized LEDs:

1. Set IO register offset 0x55 bit 6 to 1h to enable the customized LED function

2. Configure IO register offset 18h~19h to support your own LED signals. For example, if the value in the IO offset 0x18 is 0x8C51h (1000110010100001b), the LED actions are:

- LED 0 is only on in 10M mode, with no blinking of TX/RX
- LED 1 is only on and with TX/RX blinking in 100M mode
- LED 2 is only on and with TX/RX blinking in 100M full duplex mode
- LED 3 is only on in full duplex mode

Table 13. Customized LEDs					
		LINK		ACT/Full	
Speed	Link 10M	Link 100M	Link 1000M	-	
LED 0	Bit 0	Bit 1	Bit 2	Bit 3	
LED 1	Bit 4	Bit 5	Bit 6	Bit 7	
LED 2	Bit 8	Bit 9	Bit 10	Bit 11	
LED 3	Bit 12	Bit 13	Bit 14	Bit 15	
			•		

LED Pin	ACT=0	ACT=1
LINK=0	Floating	LED On when Full Duplex Mode
LINK>0	LED On when Selected Speed is Linked	LED Blinking when Selected Speed TX/RX

Note1: ACT means blinking TX and RX. LINK indicates Link 10M and Link 100M.

Note2: There are two special modes:

Mode A: LED OFF Mode \rightarrow *Set all bits to 0.*

Mode B: TX/RX Mode \rightarrow *Set LED* 0=0, *and either LED* 1, *LED* 2, *or LED* 3 >0

 $LED \ 0 = Blinking \ TX/RX.$

LED 1 = Follow Customized LED rule.

LED 2 = Follow Customized LED rule.

LED 3= Follow Customized LED rule.



6.3. PHY Transceiver

PHY Transmitter 6.3.1.

Based on state-of-the-art DSP technology and mixed-mode signal processing technology, the RTL8111D/RTL8111DL operates at 10/100/1000Mbps over standard CAT.5 UTP cable (100/1000Mbps), and CAT.3 UTP cable (10Mbps).

GMII (1000Mbps) Mode

The RTL8111D's PCS layer receives data bytes from the MAC through the GMII interface and performs the generation of continuous code-groups through 4D-PAM5 coding technology. These code groups are passed through a waveform-shaping filter to minimize EMI effect, and are transmitted onto the 4-pair CAT5 cable at 125MBaud/s through a D/A converter.

MII (100Mbps) Mode

The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 25MHz (TXC), are converted into 5B symbol code through 4B/5B coding technology, then through scrambling and serializing, are converted to 125Mhz NRZ and NRZI signals. After that, the NRZI signals are passed to the MLT3 encoder, then to the D/A converter and transmitted onto the media.

MII (10Mbps) Mode

The transmitted 4-bit nibbles (TXD[3:0]) from the MAC, clocked at 2.5MHz (TXC), are serialized into 10Mbps serial data. The 10Mbps serial data is converted into a Manchester-encoded data stream and is transmitted onto the media by the D/A converter. VII

PHY Receiver 6.3.2.

GMII (1000Mbps) Mode

Input signals from the media pass through the sophisticated on-chip hybrid circuit to separate the transmitted signal from the input signal for effective reduction of near-end echo. Afterwards, the received signal is processed with state-of-the-art technology, e.g., adaptive equalization, BLW (Baseline Wander) correction, cross-talk cancellation, echo cancellation, timing recovery, error correction, and 4D-PAM5 decoding. Then, the 8-bit-wide data is recovered and is sent to the GMII interface at a clock speed of 125MHz. The Rx MAC retrieves the packet data from the receive MII/GMII interface and sends it to the Rx Buffer Manager.

MII (100Mbps) Mode

The MLT3 signal is processed with an ADC, equalizer, BLW (Baseline Wander) correction, timing recovery, MLT3 and NRZI decoder, descrambler, 4B/5B decoder, and is then presented to the MII interface in 4-bit-wide nibbles at a clock speed of 25MHz.

MII (10Mbps) Mode

The received differential signal is converted into a Manchester-encoded stream first. Next, the stream is processed with a Manchester decoder and is de-serialized into 4-bit-wide nibbles. The 4-bit nibbles are presented to the MII interface at a clock speed of 2.5MHz.

13



6.4. Next Page

If 1000Base-T mode is advertised, three additional Next Pages are automatically exchanged between the two link partners. Users can set PHY Reg4.15 to 1 to manually exchange extra Next Pages via Reg7 and Reg8 as defined in IEEE 802.3ab.

6.5. EEPROM Interface

The RTL8111D/RTL8111DL requires the attachment of an external EEPROM. The 93C46/93C56 is a 1K-bit/2K-bit EEPROM. The EEPROM interface permits the RTL8111D/RTL8111DL to read from, and write data to, an external serial EEPROM device.

Values in the external EEPROM allow default fields in PCI configuration space and I/O space to be power-on EEPROM auto-load overridden following а or software command. The RTL8111D/RTL8111DL will auto-load values from the EEPROM. If the EEPROM is not present, the RTL8111D/RTL8111DL initialization uses default values for the appropriate Configuration and Operational Registers. Software can read and write to the EEPROM using bit-bang accesses via the 9346CR Register, or using PCI VPD (Vital Product Data). The interface consists of EESK, EECS, EEDO, and EEDI.

The correct EEPROM (i.e., 93C46/93C56) must be used in order to ensure proper LAN function.

EEPROM	Description
EECS	93C46/93C56 Chip Select.
EESK	EEPROM Serial Data Clock.
EEDI/Aux	Input Data Bus/Input Pin to Detect Whether Aux. Power Exists on Initial Power-On. This pin should be connected to EEPROM. To support wakeup from ACPI D3cold or APM power-down, this pin must be pulled high to Aux. Power via a resistor. If this pin is not pulled high to Aux. Power, the RTL8111D/RTL8111DL assumes that no Aux. Power exists.
EEDO	Output Data Bus.
UV	

Table 14. EEPROM Interface



6.6. Power Management

The RTL8111D/RTL8111DL is compliant with ACPI (Rev 1.0, 1.0b, 2.0), PCI Power Management (Rev 1.1), PCI Express Active State Power Management (ASPM), and Network Device Class Power Management Reference Specification (V1.0a), such as to support an Operating System-directed Power Management (OSPM) environment.

The RTL8111D/RTL8111DL can monitor the network for a Wakeup Frame, a Magic Packet, and notify the system via a PCI Express Power Management Event (PME) Message, Beacon, or LANWAKEB pin when such a packet or event occurs. Then the system can be restored to a normal state to process incoming jobs.

When the RTL8111D/RTL8111DL is in power down mode (D1 \sim D3):

- The Rx state machine is stopped. The RTL8111D/RTL8111DL monitors the network for wakeup events such as a Magic Packet and Wakeup Frame in order to wake up the system. When in power down mode, the RTL8111D/RTL8111DL will not reflect the status of any incoming packets in the ISR register and will not receive any packets into the Rx on-chip buffer.
- The on-chip buffer status and packets that have already been received into the Rx on-chip buffer before entering power down mode are held by the RTL8111D/RTL8111DL.
- Transmission is stopped. PCI Express transactions are stopped. The Tx on-chip buffer is held.
- After being restored to D0 state, the RTL8111D/RTL8111DL transmits data that was not moved into the Tx on-chip buffer during power down mode. Packets that were not transmitted completely last time are re-transmitted.

The D3_{cold_}support_PME bit (bit15, PMC register) and the Aux_I_b2:0 bits (bit8:6, PMC register) in PCI configuration space depend on the existence of Aux power. If aux. power is absent, the above 4 bits are all 0 in binary.

Example:

If EEPROM D3c_support_PME = 1:

- If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C3 FF, then PCI PMC = C3 FF)
- If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0's (if EEPROM PMC = C3 FF, then PCI PMC = 03 7E)

In the above case, if wakeup support is desired when main power is off, it is suggested that the EEPROM PMC be set to C3 FF (Realtek EEPROM default value).



If EEPROM D3c_support_PME = 0:

- If aux. power exists, then PMC in PCI config space is the same as EEPROM PMC (if EEPROM PMC = C3 7F, then PCI PMC = C3 7F)
- If aux. power is absent, then PMC in PCI config space is the same as EEPROM PMC except the above 4 bits are all 0's (if EEPROM PMC = C3 7F, then PCI PMC = 03 7E)

In the above case, if wakeup support is not desired when main power is off, it is suggested that the EEPROM PMC be set to 03 7E.

Magic Packet Wakeup occurs only when the following conditions are met:

- The destination address of the received Magic Packet is acceptable to the RTL8111D/RTL8111DL, e.g., a broadcast, multicast, or unicast packet addressed to the current RTL8111D/RTL8111DL.
- The received Magic Packet does not contain a CRC error.
- The Magic bit (CONFIG3#5) is set to 1, the PMEn bit (CONFIG1#0) is set to 1, and the corresponding wake-up method (message, beacon, or LANWAKEB) can be asserted in the current power state.
- The Magic Packet pattern matches, i.e., 6 * FFh + MISC (can be none) + 16 * DID (Destination ID) in any part of a valid Ethernet packet.

A Wakeup Frame event occurs only when the following conditions are met:

- The destination address of the received Wakeup Frame is acceptable to the RTL8111D/RTL8111DL, e.g., a broadcast, multicast, or unicast address to the current RTL8111D/RTL8111DL.
- The received Wakeup Frame does not contain a CRC error.
- The PMEn bit (CONFIG1#0) is set to 1.
- The 16-bit CRC^A of the received Wakeup Frame matches the 16-bit CRC of the sample Wakeup Frame pattern given by the local machine's OS. Or, the RTL8111D/RTL8111DL is configured to allow direct packet wakeup, e.g., a broadcast, multicast, or unicast network packet.

Note: 16-bit CRC: The RTL8111D/RTL8111DL supports eight long wakeup frames (covering 128 mask bytes from offset 0 to 127 of any incoming network packet).



The corresponding wake-up method (message or LANWAKEB) is asserted only when the following conditions are met:

- The PMEn bit (bit0, CONFIG1) is set to 1.
- The PME_En bit (bit8, PMCSR) in PCI Configuration Space is set to 1.
- The RTL8111D/RTL8111DL may assert the corresponding wake-up method (message or LANWAKEB) in the current power state or in isolation state, depending on the PME_Support (bit15-11) setting of the PMC register in PCI Configuration Space.
- A Magic Packet, LinkUp, or Wakeup Frame has been received.
- Writing a 1 to the PME_Status (bit15) of the PMCSR register in the PCI Configuration Space clears this bit and causes the RTL8111D/RTL8111DL to stop asserting the corresponding wake-up method (message or LANWAKEB) (if enabled).

When the RTL8111D/RTL8111DL is in power down mode, e.g., D1-D3, the IO and MEM accesses to the RTL8111D/RTL8111DL are disabled. After a PERSTB assertion, the device's power state is restored to D0 automatically if the original power state was D3_{cold}. There is almost no hardware delay at the device's power state transition. When in ACPI mode, the device does not support PME (Power Management Enable) from D0 (this is the Realtek default setting of the PMC register auto-loaded from EEPROM). The setting may be changed from the EEPROM, if required.

6.7. Vital Product Data (VPD)

Bit 31 of the Vital Product Data (VPD) capability structure in the RTL8111D's PCI Configuration Space is used to issue VPD read/write commands and is also a flag used to indicate whether the transfer of data between the VPD data register and the 93C46/93C56 has completed or not.

Write VPD register: (write data to the 93C46/93C56)

Set the flag bit to 1 at the same time the VPD address is written to write VPD data to EEPROM. When the flag bit is reset to 0 by the RTL8111D, the VPD data (4 bytes per VPD access) has been transferred from the VPD data register to EEPROM.

Read VPD register: (read data from the 93C46/93C56

Reset the flag bit to 0 at the same time the VPD address is written to retrieve VPD data from EEPROM. When the flag bit is set to 1 by the RTL8111D, the VPD data (4 bytes per VPD access) has been transferred from EEPROM to the VPD data register.

Note1: Refer to the PCI 2.3 Specifications for further information.

Note2: The VPD address must be a DWORD-aligned address as defined in the PCI 2.3 Specifications. VPD data is always consecutive 4-byte data starting from the VPD address specified.

Note3: Realtek reserves offset 60h to 7Fh in EEPROM mainly for VPD data to be stored.

Note4: The VPD function of the RTL8111D/RTL8111DL is designed to be able to access the full range of the 93C46/93C56 EEPROM.



6.8. Receive-Side Scaling (RSS)

The RTL8111D/RTL8111DL is compliant with the new Network Driver Interface Specification (NDIS) 6.0 Receive-Side Scaling (RSS) technology for the Microsoft Windows family of operating systems. RSS allows packet receive-processing from a network adapter to be balanced across the number of available computer processors, increasing performance on multi CPU platforms.

6.8.1. Receive-Side Scaling (RSS) Initialization

During RSS initialization, the Windows operating system will inform the RTL8111D/RTL8111DL to store the following parameters: hash function, hash type, hash bits, indirection table, BaseCPUNumber, and the secret hash key.

Hash Function

The default hash function is the Toeplitz hash function.

Hash Type

The hash types indicate which field of the packet needs to be hashed to get the hash result. There are several combinations of these fields, mainly, TCP/IPv4, IPv4, TCP/IPv6, IPv6, and IPv6 extension headers.

- TCP/IPv4 requires hash calculations over the IPv4 source address, the IPv4 destination address, the source TCP port and the destination TCP port.
- IPv4 requires hash calculations over the IPv4 source address and the IPv4 destination address.
- TCP/IPv6 requires hash calculations over the IPv6 source address, the IPv6 destination address, the source TCP port and the destination TCP port.
- IPv6 requires hash calculations over the IPv6 source address and the IPv6 destination address (*Note: The RTL8111D/RTL8111DL does not support the IPv6 extension header hash type in RSS*).

Hash Bits

Hash bits are used to index the hash result into the indirection table

Indirection Table

The Indirection Table stores values that are added to the BaseCPUNumber to enable RSS interrupts to be restricted from some CPUs. The OS will update the Indirection Table to rebalance the load.

BaseCPUNumber

The lowest number CPU to use for RSS. BaseCPUNumber is added to the result of the indirection table lookup.

Secret hash key

The key used in the Toeplitz function. For different hash types, the key size is different.



6.8.2. RSS Operation

After the parameters are set, the RTL8111D/RTL8111DL will start hash calculation on each incoming packet and forward each packet to its correct queue according to the hash result. If the incoming packet is not in the hash type, it will be forwarded to the primary queue. The hash result plus the BaseCPUNumber will be indexed into the indirection table to get the correct CPU number. The RTL8111D/RTL8111DL uses three methods to inform the system of incoming packets: inline interrupt, MSI, and MSIX. Periodically the OS will update the indirection table to rebalance the load across the CPUs.


7. Switching Regulator

The RTL8111D/RTL8111DL incorporates a state-of-the-art switching regulator that requires a well-designed PCB layout in order to achieve good power efficiency and lower the output voltage ripple and input overshoot.

7.1. PCB Layout

- The input 3.3V power trace connected to the VDDSR pin should be wider than 40mils.
- The bulk de-coupling capacitors (C82 and C83) should be placed within 200mils (0.5cm) of the VDDSR pin to prevent input voltage overshoot.
- The output power trace out of the SROUT12 pin should be wider than 60mils.
- Keep L20 within 200mils (0.5cm) of the SROUT12 pin.
- Keep C18 and C19 within 200mils (0.5cm) of L20 to ensure stable output power and better power efficiency.
- Both C18 and C82 are strongly recommended to be ceramic capacitors.

Note: Violation of the above rules will damage the IC.



Integrated Gigabit Ethernet Controller for PCI Express

19



7.2. Inductor and Capacitor Parts List

Table 15.	Inductor and	Capacitor Parts List
-----------	--------------	----------------------

Inductor Type	Inductance	ESR at 1MHz (mΩ)	Max IDC (mA)	Output Ripple (mV)		
4R7GTSD32	4.7µH	712	1100	12.6		
6R8GTSD32	6.8µH	784	900	12		
6R8GTSD53	6.8µH	737	1510	10.4		

Note 1: The ESR is equivalent to RDC or DCR. Lower ESR inductor values will promote a higher efficiency switching regulator.

Note 2: The power inductor used by the switching regulator should be able to withstand 600mA of current.

Note 3: Typically, if the power inductor's ESR at 1MHz is below 0.8 Ω , the switching regulator efficiency will be above 75%. However the actual switching regulator efficiency must be measured according to the method described in section 7.5 Efficiency Measurement, page 26.

Capacitor Type	Capacitance	ESR at 1MHz (mΩ)	Output Ripple (mV)
22µF 1210 TDK	21.5µF	33.53	9.6
22µF 1210 X5R	22.15µF	34.11	10.4


Note: Capacitors (C18 & C82) are suggested to be ceramic due to their low ESR value. Lower ESR values will yield lower output voltage ripple.





Measurement Criteria *7.3.*

In order for the switching regulator to operate properly, the input and output voltage measurement criteria must be met. From the input side, the voltage overshoot cannot exceed 4V; otherwise the chip may be damaged. Note that the voltage signal must be measured directly at the VDDSR pin, not at the capacitor. In order to reduce the input voltage overshoot, the C82 and C83 must be placed close to the VDDSR pin. The following figures show what a good input voltage and a bad one look like.




Input Voltage Overshoot >4V (Bad) Figure 9.


Integrated Gigabit Ethernet Controller for PCI Express 21



From the output side measured at the SROUT12 pin, the voltage ripple must be within 100mV. Choosing different types and values of output capacitor (C18, C19) and power inductor (L20) will seriously affect the efficiency and output voltage ripple of switching regulators. The following figures show the effects of different types of capacitors on the switching regulator's output voltage.


The blue square wave signal (top row) is measured at the output the SROUT12 pin before the power inductor (L20). The yellow signal (second row) is measured after the power inductor (L20), and shows there is a voltage ripple. The green signal (lower row) is the current. Data in the following figures was measured at gigabit speed.







A ceramic $22\mu F$ (X5R) will have a lower voltage ripple compared to the electrolytic $100\mu F$. The key to choosing a proper output capacitor is to choose the lowest ESR to reduce the output voltage ripple. Choosing a ceramic $22\mu F$ 0805 (Y5V) in this case will cause malfunction of the switching regulator. Placing several Electrolytic capacitors in parallel will help lower the output voltage ripple.





The following figures show how different inductors affect the SROUT12 pin output waveform. The typical waveform should look like Figure 13, which has a square waveform with a dip at the falling edge and the rising edge. If the inductor is not carefully chosen, the waveform may look like Figure 14, where the waveform looks like a distorted square. This will cause insufficient current supply and will undermine the stability of the system at gigabit speed. Data in the following figures was measured at gigabit speed.




Figure 14. 1µH Bead (Bad)



7.4. Typical Switching Regulator PCB Layout

The typical layout of Figure 15 and Figure 16 are similar. The trace from RSET should pass through a via to the lower layer, and the trace should be protected by a ground trace. The width of the ground trace should be more than 5 mils.




Figure 16. Typical Switching Regulator PCB Layout (Bottom Layer)



7.5. Efficiency Measurement

The efficiency of the switching regulator is designed to be above 75% in gigabit traffic mode. It is very important to choose a suitable inductor before Gerber certification, as the Inductor ESR value will affect the efficiency of the switching regulator. An inductor with a lower ESR value will result in a higher efficiency switching regulator.

The efficiency of the switching regulator is easily measured using the following method.

Figure 17 shows two checkpoints, checkpoint A (CP_A) and checkpoint B (CP_B). The switching regulator input current (Icpa) should be measured at CP_A, and the switching regulator output current (Icpb) should be measured at CP_B.

To determine efficiency, apply the following formula:

Efficiency = Vcpb*Icpb / Vcpa*Icpa

Where Vcpb is 1.05V; Vcpa is 3.3V. The measurements should be performed in gigabit traffic mode.

For example: The inductor used in the evaluation board is a GOTREND GTSD32-4R7M:

- The ESR value @ 1MHz is approximately 0.712ohm
- The measured Icpa is 101mA at CP_A
- The measured Icpb is 263mA at CP_B

These values are measured in gigabit traffic mode, so the efficiency of the GOTREND GTSD32-4R7M can be calculated as follows:

Efficiency = (1.05V*263mA) / (3.3V*101mA) = 0.823 = 82.3%.

We strongly recommend that when choosing an inductor for the switching regulator, the efficiency should be measured, and that the inductor should yield an efficiency rating higher than 75%. If the efficiency does not meet this requirement, there may be risk to the switching regulator reliability in the long run.




Figure 17. Switching Regulator Efficiency Measurement Checkpoint



7.6. Power Sequence




 Table 16.
 Power Sequence Parameter

Symbol	Description	Min	Typical	Max	Units
Rt1	3.3V Rise Time	1		100	ms
Rt2	3.3V Fall Time	200		-	ms

Note 1: The RTL8111D/RTL8111DL does not support fast 3.3V rising. The 3.3V rise time must be controlled over 1ms. If the rise time is too short it will induce a peak voltage in PIN63, which may cause permanent damage to the switching regulator.

Note 2: If there is any action that involves consecutive ON/OFF toggling of the switching-regulator source (3.3V), the design must makes sure the OFF state of both the switching-regulator source (3.3V) and output (1.05V) reach 0V, and the time period between the consecutive ON/OFF toggling action must be longer than 200ms.



8. Characteristics

8.1. Absolute Maximum Ratings

WARNING: Absolute maximum ratings are limits beyond which permanent damage may be caused to the device, or device reliability will be affected. All voltages are specified reference to GND unless otherwise specified.

Symbol	Description	Minimum	Maximum	Unit			
VDD33, AVDD33	Supply Voltage 3.3V	-0.3	+0.30	V			
AVDD12, DVDD12	Supply Voltage 1.05V	-0.3	+0.12	V			
EVDD12	Supply Voltage 1.05V	-0.3	+0.12	V			
DCinput	Input Voltage	-0.3	Corresponding Supply Voltage + 0.5	V			
DCoutput	Output Voltage	-0.3	Corresponding Supply Voltage + 0.5	V			
N/A	Storage Temperature	-55	+125	°C			

Table 17. Absolute Maximum Ratings

Note: Refer to the most updated schematic circuit for correct configuration.

8.2. Recommended Operating Conditions

Table 18. Recommended Operating Conditions									
Description	Pins	Minimum	Typical	Maximum	Unit				
	VDD33, AVDD33	2.97	3.3	3.63	V				
Supply Voltage VDD	AVDD12, DVDD12	1.0	1.05	1.09	V				
	EVDD12	1.0	1.05	1.09	V				
Ambient Operating Temperature T _A	-	0	-	70	°C				
Maximum Junction Temperature	-		-	125	°C				

Note: Refer to the most updated schematic circuit for correct configuration.

8.3. Crystal Requirements

Table 19. Crystal Requirements

Symbol	Description/Condition	Minimum	Typical	Maximum	Unit
F _{ref}	Parallel resonant crystal reference frequency, fundamental mode, AT-cut type.	-	25	-	MHz
F _{ref} Stability	Parallel resonant crystal frequency stability, fundamental mode, AT-cut type. $T_a = 0^{\circ}C \sim +70^{\circ}C.$	-30	-	+30	ppm
F _{ref} Tolerance	Parallel resonant crystal frequency tolerance, fundamental mode, AT-cut type. $T_a = 25^{\circ}C.$	-50	-	+50	ppm
F _{ref} Duty Cycle	Reference Clock Input Duty Cycle.	40	-	60	%
ESR	Equivalent Series Resistance.	-	-	30	Ω
DL	Drive Level.	-	-	0.3	mW

Note: The CLK source can come from other places in the system, but it must accord with the parameters above.

Integrated Gigabit Ethernet Controller for PCI Express



Oscillator Requirements *8.4.*

Table 20. Oscillator Requirements

Parameter	Condition	Minimum	Typical	Maximum	Unit			
Frequency	-	-	25	-	MHz			
Frequency Stability	$T_a = 0^{\circ}C \sim +70^{\circ}C$	-30	-	+30	ppm			
Frequency Tolerance	$T_a = 25^{\circ}C$	-50	-	+50	ppm			
Duty Cycle	-	40	-	60	%			
Jitter	-	-	-	50	ps			
Vp-p	-	3.15	3.3	3.45	V			
Rise Time	-	-	-	10	ns			
Fall Time	-	-	-	10	ns			
Operation Temp Range	-	0	-	70	°C			

Note: The CLK source can come from other places in the system, but it must accord with the parameters above.

8.5. **Thermal Characteristics**

Table 21. Thermal Characteristics								
Parameter	Minimum	Maximum	Units					
Storage Temperature	-55	+125	°C					
Ambient Operating Temperature	0	70	°C					
C DC Characteria		P.III						

8.6. DC Characteristics

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
VDD33, AVDD33	3.3V Supply Voltage	-	2.97	3.3	3.63	V
DVDD12, AVDD12	1.05V Supply Voltage	-	1.0	1.05	1.09	V
EVDD12	1.05V Supply Voltage	-	1.0	1.05	1.09	V
V _{oh}	Minimum High Level Output Voltage	$I_{oh} = -4mA$	0.9*VDD33	-	VDD33	V
V _{ol}	Maximum Low Level Output Voltage	$I_{ol} = 4mA$	0	-	0.1*VDD33	V
V_{ih}	Minimum High Level Input Voltage	-	2.0	-	-	V
V_{il}	Maximum Low Level Input Voltage	-	-	-	0.8	V
I _{in}	Input Current	Vin = VDD33 or GND	0	-	0.5	μΑ
Icc33	Average Operating Supply Current from 3.3V	At 1Gbps with heavy network traffic	-	66	-	mA
Icc12	Average Operating Supply Current from 1.05V	At 1Gbps with heavy network traffic	-	272	-	mA

Table 22 DC Characteristics


Note: Refer to the most updated schematic circuit for correct configuration.

Integrated Gigabit Ethernet Controller for PCI Express



8.7. AC Characteristics

8.7.1. Serial EEPROM Interface Timing



CS to Status Valid

DI Setup Time

DI Hold Time

DO Setup Time

DO Hold Time

tdis

tdih

tdos

tdoh

tsv

9346

9346

9346

9346

9346

400

400

2000

_

-

Track ID: JATR-1076-21 Rev. 1.5

ns

ns

ns

ns

ns

_

_

-

2000

1000



8.8. PCI Express Bus Parameters

8.8.1. Differential Transmitter Parameters

Table 24. Differential Transmitter Parameters

Symbol	Parameter	Min	Typical	Max	Units
UI	Unit Interval	399.88	400	400.12	ps
V _{TX-DIFFp-p}	Differential Peak to Peak Output Voltage	0.800	-	1.05	V
V _{TX-DE-RATIO}	De-Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB
T _{TX-EYE}	Minimum Tx Eye Width	0.75	-	-	UI
T _{TX-EYE-MEDIAN-} to-MAX-JITTER	Maximum Time between The Jitter Median and Maximum Deviation from The Median	-	-	0.125	UI
T _{TX-RISE} , T _{TX-FALL}	D+/D- Tx Output Rise/Fall Time	0.125	-	-	UI
V _{TX-CM-ACp}	RMS AC Peak Common Mode Output Voltage	-	-	20	mV
V _{TX-CM-DCACTIVE-} IDLEDELTA	Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	0		100	mV
V _{TX-CM-DCLINE-} DELTA	Absolute Delta of DC Common Mode Voltage between D+ and D-	0		25	mV
V _{TX-IDLE-DIFFp}	Electrical Idle Differential Peak Output Voltage	0		20	mV
V _{TX-RCV-DETECT}	The Amount of Voltage Change Allowed During Receiver Detection		-	600	mV
V _{TX-DC-CM}	The Tx DC Common Mode Voltage	0	-	3.6	V
I _{TX-SHORT}	Tx Short Circuit Current Limit	-	-	90	mA
T _{TX-IDLE-MIN}	Minimum Time Spent in Electrical Idle	50	- , -		UI
T _{TX-IDLE} - SETTO-IDLE	Maximum Time to Transition to A Valid Electrical Idle After Sending An Electrical Idle Ordered Set	-	F 4	20	UI
T _{TX-IDLE-TOTO-} DIFF-DATA	Maximum Time to Transition to Valid Tx Specifications After Leaving An Electrical Idle Condition	÷	-	20	UI
RL _{TX-DIFF}	Differential Return Loss	10	-	-	dB
RL _{TX-CM}	Common Mode Return Loss	6	-	-	dB
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	80	100	120	Ω
L _{TX-SKEW}	Lane-to-Lane Output Skew	-	-	500+2*UI	ps
C _{TX}	AC Coupling Capacitor	75	-	200	nF
T _{crosslink}	Crosslink Random Timeout	0	-	1	ms

Note1: Refer to PCI Express Base Specification, rev.1.1, for correct measurement environment setting of each parameter. Note2: The data rate can be modulated with an SSC (Spread Spectrum Clock) from +0 to -0.5% of the nominal data rate frequency, at a modulation rate in the range not exceeding 30kHz - 33kHz. The $\pm 300ppm$ requirement still holds, which requires the two communicating ports be modulated such that they never exceed a total of 600ppm difference.



Differential Receiver Parameters 8.8.2.

Symbol	Parameter	Min.	Typical	Max.	Units
UI	Unit Interval	399.88	400	400.12	ps
V _{RX-DIFFp-p}	Differential Input Peak to Peak Voltage	0.175	-	1.05	V
T _{RX-EYE}	Minimum Receiver Eye Width	0.4	-	-	UI
T _{RX-EYE-MEDIAN-to-} MAX-JITTER	Maximum Time Between The Jitter Median and Maximum Deviation from The Median	-	-	0.3	UI
V _{RX-CM-ACp}	AC Peak Common Mode Input Voltage	-	-	150	mV
RL _{RX-DIFF}	Differential Return Loss	10	-	-	dB
RL _{RX-CM}	Common Mode Return Loss	6	-	-	dB
Z _{RX-DIFF-DC}	DC Differential Input Impedance	80	100	120	Ω
Z _{RXDC}	DC Input Impedance	40	50	60	Ω
Z _{RX-HIGH-IMP-DC}	Powered Down DC Input Impedance	200k	-1	-	Ω
V _{RX-IDLE-DET-DIFFp-p}	Electrical Idle Detect Threshold	65	-	175	mV
T _{RX-IDLE-DET-} DIFFENTERTIME	Unexpected Electrical Idle Enter Detect Threshold Integration Time	-		10	ms
L _{RX-SKEW}	Total Skew	-		20	ns

Note: Refer to PCI Express Base Specification, rev. 1.1, for correct measurement environment setting of each parameter.

8.8.3. **REFCLK Parameters**

Table 26. Symbol Parameter **100MHz Input** Units Note Min Max Rise Edge Rate **Rising Edge Rate** 0.6 4.0 V/ns 2.3 Fall Edge Rate Falling Edge Rate 0.6 4.0 V/ns 2, 3 V_{IH} Differential Input High Voltage +150mV 2 Differential Input Low Voltage VIL _ -150 mV 2 **V**_{CROSS} Absolute Crossing Point Voltage +250+550mV 1, 4, 5 Variation of V_{CROSS} Over All Rising Clock Edges +140V_{CROSS DELTA} mV 1, 4, 9 -Ring-Back Voltage Margin V_{RB} -100 +100mV 2, 12 Time before V_{RB} is Allowed 500 -2, 12 T_{STABLE} ps T_{PERIOD AVG} Average Clock Period Accuracy -300 +28002, 10, 13 ppm T_{PERIOD ABS} Absolute Period 9.847 10.203 ns 2,6 (Including Jitter and Spread Spectrum) Cycle to Cycle Jitter 150 2 **T**_{CCJITTER} _ ps Absolute Maximum Input Voltage +1.151,7 V_{MAX} V _ V_{MIN} Absolute Minimum Input Voltage -0.3 V 1,8 _

REFCLK Parameters





Symbol	Parameter	100MHz Input		Units	Note
		Min	Max		
Duty Cycle	Duty Cycle	40	60	%	2
Rise-Fall Matching	Rising Edge Rate (REFCLK+) to Falling Edge Rate (REFCLK-) Matching	-	20	%	1, 14
Z _{C-DC}	Clock Source DC Impedance	40	60	Ω	1, 11

Note1: Measurement taken from single-ended waveform.

Note2: Measurement taken from differential waveform.

Note3: Measured from -150mV to +150mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing. See Figure 23, page 35.

Note4: Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-. See Figure 20, page 34.

Note5: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 20, page 34.

Note6: Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative ppm tolerance, and spread spectrum modulation. See Figure 22, page 34.

Note7: Defined as the maximum instantaneous voltage including overshoot. See Figure 20, page 34.

Note8: Defined as the minimum instantaneous voltage including undershoot. See Figure 20, page 34.

Note9: Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in VCROSS for any particular system. See Figure 20, page 34.

Note10: Refer to Section 4.3.2.1 of the PCI Express Base Specification, Revision 1.1 for information regarding ppm considerations.

Note11: System board compliance measurements must use the test load card described in Figure 26, page 36. REFCLK+ and REFCLK- are to be measured at the load capacitors CL. Single ended probes must be used for measurements requiring single ended measurements. Either single ended probes with math or differential probe can be used for differential measurements. Test load CL=2pF.


Note12: T_{STABLE} is the time the differential clock must maintain a minimum ± 150 mV differential voltage after rising/falling edges before it is allowed to droop back into the $V_{RB} \pm 100$ mV differential range. See Figure 25, page 35.

Note13: PPM refers to parts per million and is a DC absolute period accuracy specification. 1ppm is $1/1,000,000^{th}$ of 100.000000MHz exactly, or 100Hz. For 300ppm then we have an error budget of 100Hz/ppm*300ppm=30kHz. The period is to be measured with a frequency counter with measurement window set to 100ms or greater. The ± 300 ppm applies to systems that do not employ Spread Spectrum or that use common clock source. For systems employing Spread Spectrum there is an additional 2500ppm nominal shift in maximum period resulting from the 0.5% down spread resulting in a maximum average period specification of ± 2800 ppm.


Note14: Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ± 75 mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 21, page 34.

Note15: Refer to PCI Express Card Electromechanical Specification, rev.1.1, for correct measurement environment setting of each parameter.









35







Figure 26. Reference Clock System Measurement Point and Loading

8.8.4. Auxiliary Signal Timing Parameters

	Parameters			
Symbol	Parameter	Min	Max	Units
T _{PVPERL}	Power Stable to PERSTB Inactive	100	-	ms
T _{PERST-CLK}	REFCLK Stable before PERSTB Inactive	100		μs
T _{PERST}	PERSTB Active Time	100	-	μs
T _{FAIL}	Power Level Invalid to PWRGD Inactive		500	ns
T _{WKRF}	LANWAKEB Rise – Fall Time		100	ns

.









9. Mechanical Dimensions

9.1. RTL8111D (64-Pin QFN)









9.3. Mechanical Dimensions Notes (RTL8111DL 48-Pin)

Symbol	Dimension in Dimension in					n in	
	DI	inchs		millimeters			
	Min	Nom	Max	Min	Max		
А	-	-	0.067	-	-	1.70	
A1	0.000	0.004	0.008	0.00	0.1	0.20	
A2	0.051	0.055	0.059	1.30	1.40	1.50	
b	0.006	0.009	0.011	15	0.22	0.29	
b1	0.006	0.008	0.010	0.15	0.20	0.25	
c 1	0.004	-	0.006	0.09	-	0.16	
D	0	0.354 BSC			9.00 BSC		
D1	0	.276 BS	C 7.00 BSC		С		
Е	0	0.354 BSC			.00 BS	С	
E1	0	.276 BS	С	7	.00 BS	С	
e	0	.020 BS	С	0	.50 BS	C	
L	0.016	0.024	0.031	0.40	0.60	0.80	
L1	0	.039 RE	F	1	.00 RE	F	
θ	0°	3.5°	9°	0°	3.5°	9°	
θ1	0°	-	-	0°	-	4	
θ2		12° TYP)		2° TYI		
θ3	12° TYP 12° TYP			P			

Notes:

1. To be determined at seating plane -c-

2. Dimensions D1 and E1 do not include mold protrusion.

D1 and E1 are maximum plastic body size dimensions including mold mismatch.

3. Dimension b does not include dambar protrusion.

Dambar cannot be located on the lower radius of the foot.

4. Exact shape of each corner is optional.

5. These dimensions apply to the flat section of the lead

between 0.10 mm and 0.25 mm from the lead tip.

6. A1 is defined as the distance from the seating plane to

the lowest point of the package body.

7. Controlling dimension: millimeter.

8. Reference document: JEDEC MS-026, BBC

TITLE: 48LD LQFP (7x7x1.4mm)
PACKAGE OUTLINE DRAWING, FOOTPRINT 2.0mm
LEADFRAME MATERIAL:

APPROVE	DOC. NO.	
	VERSION	
	PAGE	OF
CHECK	DWG NO.	SS048 - P1
	DATE	
REA	LTEK SEMICON	DUCTOR CORP.



10. Ordering Information

Table 28.	Orderina	Information
	oracing	mormation

Part Number	Package	Status	
RTL8111D-GR	64-Pin QFN 'Green' Package	Production	
RTL8111DL-GR	48-Pin LQFP 'Green' Package	Production	

Note: See page 3 and page 4 for package identification information.



Realtek Semiconductor Corp. Headquarters

No. 2, Innovation Road II Hsinchu Science Park, Hsinchu 300, Taiwan Tel.: +886-3-578-0211. Fax: +886-3-577-6047 www.realtek.com

Integrated Gigabit Ethernet Controller for PCI Express